# EP 1 619 570 A1

(12) EUROPEAN PATENT APPLICATION
published in accordance with Art. 158(3) EPC

- (43) Date of publication: 25.01.2006 Bulletin 2006/04
- (21) Application number: 04726321.5
- (22) Date of filing: 07,04,2004

- (86) International application number: PCT/JP2004/065001

(11)


- (87) International publication number: WO 2004/097543 (11.11.2004 Gazette 2004/46)
- (84) Designated Contracting States:

  AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
  HU IE IT LI LU MC NL PL PT RO SE SI SK TR
  Designated Extension States:

  AL HR LT LV MK
- (30) Priority: 25.04,2003 JP 2003123000
- (71) Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD. Atsugl-shi, Kanagawa 243-0036 (JP)
- (72) Inventor: KIMURA, Hajknie, SEMICONDUCTOR ENERGY LAB. CO.,LTD Kanagawa 2430036 (JP)
- (74) Representative: Grünecker, Kinkeidey, Stockmair & Schwanhäusser Anwaltssozietät Maximilianstrasse 58 80538 München (DE)

## (54) SEMICONDUCTOR DEVICE

(57) The Invention provides a semiconductor device having a transistor that oan supply a proper current to a load (Et., pibel and alignal line) without being influenced by variations. A voltage of seath reminial of a transistor is controlled by a feedback circuit using an emplifier circuit. A current Idaia is inputted from a current apeuros circuit to the transistor, and the teedback circuit controls the piling the current Idaia is inputted from a current openion piling the current Idaia. The feedback circuit controls the transistor to operate in a saturation region. Then, a gate voltage recurred feath se usupplied for eurnert Idaia is set. When using the transistor set in this manner, a proper current care be supplied to a load (Et. pixel and regions). The proper current care be supplied to a load (Et. pixel and regions). Note that a required gate voltage can be set quickly because of an amplifier circuit.



=P 1 619 570 A1

# Description

#### TECHNICAL FIELD

[0001] The present therein relates to a semiconductor device having a function to control current supply to a load by a transistor. More particularly, the invention relates to a semiconductor device that includes a pixel having a current-driven light entiting element whose luminance changes deparating on current, and a signal line driver circuit for devide the biside.

#### **BACKGROUND ART**

[9002] In recent years, a ser-called self-huminous type 16 display device that includes a pixe; formed of a light artificities serient such as a light emitting diode (LED) attracts attention. As a light emitting element used for such a saff-huminous type display divide, an organic Exist emitting diode (OLED), an organic EL element, or an electro 30 furnities occur (EL) element attracts attention and has been used for an organic EL (along) and the situs.

[0003] Since a light emitting element such as an OLED is self-funitions type, it has the advantages of a higher visibility of a blow than a fault object all dispays, a fast response without a need of backlight, and the Ske. Further, the laminance of a light emitting element can be controlled by current.

1900-11. As a cirving method of a display device using such a self-luminous type fight emitting element, a passible matrix, method and an active matrix method are known. The former has problems such as difficulty in realizing a large and high luminous cisplay, though its simple structure. Therefore, in recent years, the active matrix method has been actively developed, in which a sourrent flowing to a light emitting element is controlled by a thin film trenslator (TFT) provided in a pixel circuit. [19005] in the case of a dispiral device accepting such an active matrix method, there are problems in that a current flowing to a light emitting element changes due do townstations in current characteristics of driving TFTs and variations in current characteristics of driving TFTs and variations in current characteristics of driving TFTs and

[0006] That is, in the case of a display device adopting the active matrix method, divining TFTs for driving a current flowing to light emitting elements are used in a pixel orbituit, and there are problems in that a current flowing to the light emitting elements are used in a pixel orbituit, and there are problems in that a current flowing to the light emitting elements changes due to variations in the characteristics of these driving TFTs and variations in the parameters of the contract through current flowing to gift emitting elements does not change even when characteristics or striving TFTs in a pixel circuit.

# (Patent Document 1)

Published Japanese Translation of PCT International Publication for Patent Application No. 2002-517606

(Paters Document 2) International Publication WO 01/06484 (Patent Document 3) Published Japanese Transistion of PCT Internation

al Publication for Patent Application No. 2002-514320 (Patent Document 4)

International Publication WO 02/59420

turetustiques iunolitosopu AVC 05334450

9 (0007) A configuration of an active matrix display device is disclosed in Patent Documents 1 to 4. Discosed in Patent Documents 1 to 4. Discosed in Patent Documents 1 to 5 is a circuit configuration in which a current flowing to light emitting elements does not change due to variations in characteristics of othings. FTE disposed in a pixel circuit. This configuration is called a current writing pixel or a current imput pixel. Meanwhile, disclosed in Patent Document 4 is a circuit configuration for suppressing changes in signal current due to variations in FTE is in a court of their circuit.

[0088] FIG. 6 shows a first configuration exemple of an axiding active matrix display exists acclosed in Fax and Document 1. A pixel shown in FIG 6 comprises a source signal line 610, jest to third gate signal line 610, exit to 604, a current supply line 606, FITE 601 or 509. a storage capacitor 610, an EL element 611, and an image clumal lineating current seume file.

[0009] A gate electrode of the TFT 606 is connected to the first gate signal line 602, a first electrode thereof being connected to the source signal line 601 and a secand electrode thereof being connected to a first electrode of the TFT 607, a first electrode of the TFT 608 and a first electrode of the TFT 609. A gate electrode of the TFT 607 is connected to the second gate signal line 603, a second electrode thereof being connected to a gate electrode of the TFT 608. A second electrode of the TFT 608 is connected to the current supply line 605. A gate electrode of the TFT 609 is connected to the third gate signal line 604, a second electrode thereof being conneoted to an anode of the EL slement 611. The storage capacitor \$10 is connected between the gate electrode of the TFT 608 and the current supply line, and holds a gate-source voltage of the TFT 608. The current supply line 605 and a cathode of the EL element 611 are inputted with respective predetermined potentials and have a po-

[0010] Operations from writing of a signal current to light amilesion are disacritised with reference to FIG. 7. Each component in the drawings is denoted by the same reference numerial as FIG. 6. FIGS. 74 to 75 are sche-7 matic disgrams each showing a current flow. FIG. 77 shows a relationship between currents flowing in each path in writing a signal current FIG. 75 shows a vertical that is habile the storage capacitor 50 flo mixting a signal current also, namely the gate-source voltage of the TET 8 nos.

tential difference therebetween.

[0011] First, a pulse is inputted to the first gate signal line 602 and the second gate signal line 603, and the TFTs 608 and 607 are turned on A current flowing in the source signal line at this time, namely a signal current is referred to as ldate.

100121 Singe the current idats flows in the source signel line, a current flows in a pixel through current paths It and I2 so shown in FIG. 7A. The relationship between # the divined currents is shown in FiG. 70. It is needless. to say that idata = 11 + 12 is satisfied.

[0013] At the moment when the TFT 606 is turned on, electric charges are not held in the storage capacitor 610 vet, thus the TFT 608 is of. Accordingly, 12 is equal to 19 0 whereas triste is equal to I1. That is, during this period. current flows only in accordance with electric charges accumulated in the storage capacitor 610.

100141 Then, electric charges are slowly accumulated in the storage capacitor 610, and thereby a potential difference begins to occur between both electrodes (FiG. 7E). When a potential difference between both electrades being equal to Vth (FiG. 7E, point A), the TFT 608 is turned on and t2 is generated. Since idata = 11 + 12 is satisfied as described above. If cradually decreases, 39 though current flows yet and electric charges are accumulated in the storage capacitor.

[0015] In the storage capacitor \$10, electric charges continue to be accumulated until a potential difference between both electrodes thereof, that is, the gate-source voltage of the TFT 808 becomes equal to a desired voltage, namely a voltage (VGS) that allows the TFT 608 to supply the current Idata. When the accumulation of electric charges is completed (FIG. 7E, point B), the current 11 stops flowing, the TFT 608 supplies a current corre- 00 (Means for Solving the Problems) sponding to the VGS at this time, and thereby idata becomes equal to 12 (FIG 78). Thus, the sleady state is reached. That is the end of the writing operation of signals. Finally, the selection of the first gate signal line 602 and the second gate signal line 803 is completed and the 46 TFTs 606 and 607 are turned off,

[0016] Subsequently, a light emitting operation starts. A pulse is inputted to the third gate signal line 604 and the TFT 609 is turned on. Since the storage capacitor 610 holds the VGS that has been written earlier, the TFT 40 808 is on and the current loats is supplied from the current supply line 605. Accordingly, the EL element 611 emits light. When the TFT 608 is set to operate in a saturation region at this time, the current idate can flow without changes even when a source-drain of the TFT 608 voltage varies.

[0017] Such an operation that outputs a set current is called an output operation herein. The current writing pixel shown above as an example has the advantages that even when there are variations in characteristics of the TFT 608 and the like, the storage capacitor 610 holds a gate-source voltage required for flowing the current idata, a desired current can be supplied to the EL signant with accuracy, and thereby variations in luminance due to variations in characteristics of TFTs can be suppressed. [0018] Described above is an example for correcting

changes in current due to variations of driving TFTs in a pixel circuit. The same problem occurs in a source driver circuit, Disclosed in Patent Document 4 is a circuit configuration for preventing changes in signal current due to production variations of TFTs in a source driver circuit.

#### DISCLOSURE OF THE INVENTION

(Problems to be Solved by the Invention)

[9019] As set forth above, according to the conventional technologies, a circuit is configured so that a signal current and a current for driving a TFT, or a signal current and a current flowing to a light emitting element in light emission may be equal or proportional to each other. [9020] However, parasitic capacitance of Wiring used

for supplying a signal current to a driving TFT and a light emitting element is considerably large. Therefore, there are problems in that in the case of a signal current being small, the time constant for charding parasitic capacitance of wiring is increased, and thereby signal writing speed becomes slower. That is, the problem is that it takes a long time to develop at a gate terminal a voltage required for flowing a signal current supplied to a transistor, and signal writing speed becomes slower.

[0021] In view of the foregoing, it is an object of the invention to provide a semiconductor device that can reduce the influences of variations in characteristics of iransistors, and improve sufficiently signal writing speed even in the case of a signal current being small,

[0022] In order to achieve the aforementioned object. according to the invention, a potential of a transistor that supplies a current to a load is controlled by an amplifier circuit, and a potential of a gate of the transistor is stabifized by a feedback circuit.

100231 The invention is characterized by having a circuit in which a current supplied to a loss is controlled by a transistor whose source or drain is connected to a current source circuit, and an ampilier circuit for controlling at least one potential selected from a source potential, a drain potential and a gate potential of the trensistor.

[0024] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a translator whose source or drain is connected to a current source circuit, and an amplifier circuit for controlling the transistor to operate in a saturation region when a current is supplied from the current source dirouit thereto. [0025] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a cutrent source circuit, and an amplifier circuit for stabilizing

[0026] The invention is characterized by having a cir. cult in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a current source circuit, and a feadback circuit for stabilizing a potential between the drain and a gate of the transistor.

a potential between the drain and a gate of the transister.

19027] The invention is obnaratived by having a translator that comrols a current suspilled to a load and an operational amplifier, wherein a non-inventing input terrulnal of the operational amplifier is connected to a drain terminal of the insester connected to a current occurse of circuit, are inventing input terminal of the pranticeal amplifier is connected to a gaste terminal of the translator, and an output terminal of the operational amplifier is connected to the gaste terminal and the inverting input terminal.

[0028] The invention provides a semiconductor device characterized by having a transistor that controls a curment supplied to a lead and a votage follower circuit, wherein an input terminal of the votage follower circuit, wherein an input terminal of the votage follower circuit, a connected to a stemia reminal of the remaistor connect ed to a current source circuit, and an output terminal of the votage follower circuit is connected to a gate terminal of the transition. In this configuration of the invention, the votage follower circuit may be constituted by a source follower circuit.

[0029] In the invertion, the type of applicable transactor is not especially limited, and a thir fam translator (TFT) using a non-rigide crystalline semiconductor (film typified by amorphous silicon and polycrystalline silicon, a MOS translator properties as silicon and polycrystalline silicon, a MOS translator and sold substrate, a junction translator, a translator using an organic seminonouloutor or a carbon nanotube, and other translators may be employed, in addition, the type of cubstrate on which the translator is disposed is not expecially limited, and the translator may be formed on a single crystalline substrate, an SCII substrate, a glass substrate, or the like.

[0030] Note that in the invention, connection means electrical connection. Accordingly, other element, switch and the like may be discussed therebetween.

## (Effect of the invention)

[0031] According to the invention, a feedback circuit is constituted by a monitifier day or a monitifier day as monitifier day as monitifier day as the stansistor. As a result, the transistor can output a constant ourmen without being influenced by varietions. Such a setting presention can be certified to quickly since the earn-pliffer circuit is used. Thus, a current can be outputted with accuracy in an output operation.

45

# BRIEF DESCRIPTION OF THE DRAWINGS

## [0032]

- FIG. 1 is a diagram showing a configuration of the semiconductor device of the invention.
- FIG. 2 is a diagram showing a configuration of the semiconductor device of the invention.
- semiconductor device of the invention.

  FIG. 3 is a diagram showing a configuration of the assume semiconductor device of the invention.
- FIG. 4 is a diagram shriwing a configuration of the semiconductor device of the invention.

- FIG. 5 is a diagram showing a configuration of the semiconductor device of the invention.
- FIG 5 is a diagram showing a configuration of an existing pixel
- FiG 7 shows operations of an existing pixel FIG, 8 is a diagram showing a configuration of the
  - semiconductor device of the invention.
    FIG. 9 is a diagram showing a configuration of the
- semicranductor device of the invention.
  FIG 10 is a diagram showing a configuration of the
- semiconductor device of the invention.

  FIG. 11 is a diagram shawing a configuration of the semiconductor device of the invention.
- FIG. 12 is a diagram showing a configuration of the semicondustor device of the invention.
- FIG. 13 is a diagram showing an operation of the semiconductor device of the invention.
  - FIG. 14 is a diagram showing an operation of the semiconductor device of the invention
  - FIG. 15 is a diagram showing an operation of the semiconductor device of the invention. FIG. 18 is a diagram showing an operation of the
  - semiconductor device of the invention.
    FIG. 17 is a diagram showing a configuration of the
  - semiconductor device of the invention. FIG 18 is a diagram showing a configuration of the semiconductor device of the invention.
  - FIG. 19 is a diagram showing a configuration of the semiconductor device of the invention.
  - FIG 28 is a diagram showing a configuration of the semiconductor device of the invention.
  - FIG. 21 is a diagram showing a configuration of the semiconductor device of the invention.
  - FIG. 22 is a diagram showing an operation of the semiconductor device of the invention.
    FIG 25 is a diagram showing an operation of the
  - semiconductor device of the invention.
    FIG 24 is a diagram showing an operation of the
  - semiconductor device of the invention. FIG 25 is a diagram showing an operation of the semiconductor device of the invention.
  - FiG 26 is a diagram showing a configuration of the semiconductor device of the invention. FiG 27 is a diagram showing a configuration of the
  - semiconductor device of the invention.

    F(G, 28 is a diagram showing a configuration of the
  - semiconductor device of the invention FIG. 29 is a diagram showing a configuration of the
  - nemiconductor device of the invention.

    FIG. 30 is a diagram showing a configuration of the
  - semiconductor device of the invertion.
    FIG. 31 is a diagram showing a configuration of the
  - semiconductor device of the invention FIG. 32 is a diagram showing a configuration of the semiconductor device of the invention.
  - Fig. 33 is a diagram showing a configuration of the semiconductor device of the invention.
  - FIG 34 is a diagram showing a configuration of the

display device of the invention.

- FIG. 35 is a diagram showing a configuration of the display device of the invention.
- FIG. 36 is a diagram showing an operation of the display device of the invention.
- FIG. 37 is a diagram showing an operation of the
- display device of the invention.
  FIG 38 is a diagram showing an operation of the
- display device of the invention.
  FIG 39 shows electronic apparatuses to which the 19 invention can be applied.
- BEST MODE FOR CARRYING OUT THE INVENTION

#### DEST MODE FOR CARRYING OUT THE INVENTION

10933] Embodiment modes of the invention will be described heralindher with reference to the accompanying drawings. However, it is to be understood that various changes and modifications will be apparent to those skilled in the air. Therefore, unless such changes and modifications depart from the acope of the invention, they should be ponetructed as being included therein.

# [Embodiment Mode 1]

[8034] The invention can be applied to various analog circuits having a current source as well as a pixel having a light emitting element such as an EL element. Thus, in this emcodiment mode, the principle of the invention is described.

[0035] FIG. 1 shows a configuration based on the base optimizing to the invention. A current source circuit 101 and a current source transistor 102 are connected between a whing 104 and a wiring 105-FIG. 1 shows the case in which a current source transistor 102. A first 101 to the current source transistor 102. A first 101 to the current source transistor 102. A first 101 to the current source transistor 102. A first 102 transistor 102 and reprint the source transistor 102. A second input terminal 101 of the amplifier circuit 107 is connected to a gate terminal 101 of the amplifier circuit 107 is connected to a gate terminal 101 of the amplifier circuit 107 is connected to the gate terminal 101 of the current source transistor 102. An output terminal 100 of the amplifier circuit 107 is connected to the gate terminal of the current source transistor 102.

[9035] A storage capacitor 109 is commerciad to the gate terminal of the current source transistor 102 and a wiring 106 in order to hold a gate voltage of the current source 45 transistor 102. It is to be noted that the storage capacitor 103 can be orritted when a gate capacitor of the current source transistor 102 or the file is used instant.

10037] In such a configuration, a current Idata is supplied and inputted from the ourrent source cloud 101 and it-flows to the current source transistor 102. The ampfifier occult 107 controls so that the current source transistor of 70 controls so that the current source transistor 102 and the sleady state may be reached during a period in which the current source transistor 102 operates in a saturation region Thus, a gate potential of the current source transistor 102 operates in a saturation region Thus, a gate potential of the current source transistor 102 this set to a value required for flowing the current thate. At this time,

the gate potential of the ourrent source transition 102 is able to a proper value independently of current characteristics (mobility, threshold voltage) and the fixe) and size (gate width W and gate length I) of the current source transistor 102. Therefore, over more are variations in current characteristics and size of the current source transistor 102 is our current source transistor 102 in our current source supply the current double transistor 102 and period source at result, the current source without being influenced by variations in current characteristics and size, and supply a current to variation lends (another current current source transistor, a pixel, a signal line driver circuit, and the filical.

10038] Since the output impedance of the amplifier ciror cult 101 is not high, a large current can be output of from the output terminal 108. Thus, the gas terminal of the current source transator 102 can be charged cubsky. That is, willing of the current (state can be cartied to faster to be completed quickly, and thereby it takes a short firm to recat the steart state.

[0039] An oparation of the empitted circuit 107 is described next. The amprifer circuit 179 has a throat to detect voltages of the first litput terminal 108 and the second liquid terminal 110, and amplity the difference between these inject voltages do voltation the output terminal 109, in FiG. 1, the secund input terminal 110 and the output terminal 109 are connected to each other, namely they constitute a feedback circuit. Because of the feedback circuit, the voltage of the second input terminal 109, and the voltage of the second input terminal 109, and the voltage of the second input terminal 110, and the voltage of the second input terminal 110, and the voltage of the second input terminal 110. Through such a feedback operation, a voltage to stabilize the state of sech input terminal can be out-

[0040] In FIG. 1, the distinterminal of the current source transistor 102 is connected to the first input terminal 100, the gibt terminal thereof being connected to the second input terminal 110 and the output terminal 106. Associatingly, a voltage to tabilize the voltages of the dish its minute and the gate terminal of the current source transistor 102 to soutputed to the gate terminal of the current source transistor 102 to type the amplifier circuit 107. At this time, the current idiata is supplied from the current source transistor 102 to the current source transistor 102 to the current source transistor 102 to supply the current tidate is outputted from the current source transistor 102 to supply the current tidate is outputted from the current source transistor 102 to supply the current tidate is outputted from the current source transistor 102.

(0041) In general, an operating region of a transition (en NMOS fermiolet taken as a cannatia herein better publicly) can be olivided into a linear region and a saturation region. The boundary between these regions is, where a details source voltage as Veg. set and a threehold voltage is Vita, a point at which (Vpc. Vita vita) is sestified. In the case of (Vpc. VMO) being satisfied, a fransistor operates in a finear region and a current value is detained by the Visa region.

On the other hand, in the case of (Vgs - Vth) < Vds being satisfied, a transistor operates in a saturation region and a current value does not change so much even when the Vds varies. That is, the current value is determined only by the Vos

[0042] As is evident from the foregoing, the amplifier circuit 107 controls the current source transistor 102 to operate in a saturation region. According to this, the gate potential of the current source transistor 102 is set to a voltage required for supplying the current tdata, in order 19 of the current source transistor 302. that the current source transistor 102 operates in a seturation region, (Vgs - Vtin) < Vds has to be satisfied. The threshold voltage Vth of an N-channel transistor is genarally more than 0, therefore, the potential of the drain ferminal of the current source transistor 102 has to be at 16 least equal to or more than the potential of the gate terminet. The amplifier circuit 107 controls the current source transistor 102 so as to achieve such an operation. 10043) As set forth above, the feedback circuit including the amplifier circuit 107 allows the gate potential of 39 the current source transistor 102 to be set so as to flow a current as large as that supplied from the current source circuit 101. The setting operation can be completed quickly because the amplifier drout 107 is used, and thereby writing is completed in a short time. The current 25 source transistor 102 set in this manner can operate as a current source circuit and supply a current to various loads.

[0044] Although FIG. 1 shows the case in which a current flows from the current source directi 101 to the current source translator 102, the invention is not limited to this. FIG. 2 shows the case in which a current flows from a current source transistor 202 to a current source circuit 201. As shown in the drawings, when the polarity of the current source transistor 202 is changed, the direction of 36 current can be changed without modifying the connection of the execute

[0045] Although an Ni-channel transistor is used for the current source circuit 101, the invention is not limited to this, and a P-channel transistor may be used as well. 40 However, when the polarity of the transistor is changed without modifying the direction of current, a source terminal and a drain terminal are changed over. Therefore, the connection of the circuit has to be changed. A configuration in that case is shown in FIG. 3. The current 45 source circuit 101 and a current source transistor 302 are connected between the wiring 104 and the wiring 105. FIG 3 shows the case in which a current flows from the current source circuit 101 to the current source transister 302, though the direction of current can be changed as the case shown in FIG 2. The first input terminal 108 of the amplifier circuit 107 is connected to a drain terminal of the current source transistor 302. The second input terminal 110 of the empilier circuit 107 is connected to a case ferminal of the current source transister 302. The output terminal 109 of the amplifier circuit 107 is connected to the gate terminal of the current source transistor 302

[0046] Accordingly, a voltage to stabilize the voltages of the drain terminal and the gate terminal of the current source transistor 302 is outputted to the gate terminal of the current source transistor 302 by the amplifier circuit 107. At this time, the current idata is supplied from the e-iment source circuit 101 to the current source transistor 302. As a result, a voltage that allows the current source transistor 302 to supply the current lideta is outputted from the current source circuit 101 to the cate terminal

100471 It is to be noted that in FIG 1, the capacitor element 103 is only required to hold the gate potential of the current source transistor 102, thus a potential of the wiring 106 may be set arbitrarily. Therefore, potentials of the wiring 105 and the wiring 106 may be equal or different. However, a current value of the current source transistor 102 is determined by the date-source voltage thereof. Accordingly, the capacitor element 193 preferebly holds the cate-source voltage of the current source transistor 102, and the wiring 106 is thus preferably connecled to the source terminal of the current source transister 102 (wiring 105). As a result, influences of wiring resistance and the like can be suppressed.

[0048] Similarly in FiG 2, it is desirable that a wiring 206 is connected to a source terminal of the current source transistor 202 feiring 205), Furthermore, in FIG 3, the wiring 106 is preferably connected to a source terminal of the current source transistor 302.

[9049] Note that any type of load can be employed, it may be an element such as a resistor, a transistor, an EL element, other light emitting elements, a current source direuit including a transistor, a capacitor, a switch and the like, and a wiring connected to a certain circuit. In addition, a signal line may be used as well as a signal line and a pixel connected thereto. The gixel may comprise any display element such as an EL element and an element used for an FED.

(Embodiment Mode 2)

[0050] Shown in Embodiment Mode 2 is an example of the amplifier circuit used in FIGS, 1 to 3.

100511 First, an operational amplifier is taken as an examole of the amplifier circuit, PIG 4 is a configuration diagram corresponding to FIG 1, which shows the case of adopting an operational amplifier as an amplifier circuit. The first input terminal 108 of the emplifier circuit 107 corresponds to a non-inverting (positive phase) input terminal of an operational amplifier 407 whereas the secand input terminal 110 corresponds to an inverting input

that a potential of a non-inverting (positive press) input terminal may be equal to a potential of an inverting input terminal. Accordingly, in FIG. 4, the gate potential of the current source transistor 102 is controlled to be equal to the drain potential of the current source transistor 102. Thus, Vgs = Vds is satisfied, and thereby the current

190529 The operational amplifier normally operates so

source transistor 102 operates in a saturation region in the case of Vth being more than 0.

[0058] Similarly to FIG. 4, FIG. 5 sinows a configuration diagram corresponding to FIG. 2 and FIG. 9 sinows a configuration diagram corresponding to FIG. 3. It is to be noted that any type of operational amplifier used in TIGS. 4 to 0. A voltage leadback operational amplifier used in TIGS. 4 to 0. A voltage leadback operational amplifier or a current feedback operational amplifier and the tendence operational amplifier and the tendence operational amplifier ended with various correction circuits such as a phase comprehensation dirud, a verificion correction circuit and an offset violage correction circuits.

[8054] The operational amplifier normally operates so that a potential of a non-inverting (positive phase) input terminal may be equal to a potential of an invening input. 16 terminal, though the perentials of the non-inverting (postive phase) input terminal and the inverting input terminal may not be equal due to variations in characteristics and the like, in other words, an offset voltage may be generated, in that case, similarly to a normal operational ampilitier, potentials of a non-invertino (positive phase) input terminal and an inverting input terminal may be adjusted to be equal to each other, in the case of the invention. however, the current source transister 102 is only required to be controlled to operate in a saturation region. 25 Therefore, within a range where the current source transistor 102 operates in a saturation region, an offset voltage may be generated in the operational amplifier and variations in offset voltages do not have an effect. Accordingly, even when the operational amplifier is constituted by transistors whose current characteristics vary significantly, it can operate normally,

[0055] Accordingly, a thin lifth transistor (Including amorphous and polycrystalline), an organic transistor or the like may be effectively used instead of a single crystalline transistor.

[0056] When foouling on the connection of the circuit amount in FIG. 4, the liverting injoint terminal of the operational amplifier is connected to the output terminal. This is a circuit configuration that is generally called a vottage 40 follower circuit. That is, a voltage of the non-inverting (positive phase) input enrimals is outputed to the output terminal, and the input and output impedance is convented. Therefore, not only the operational amplifier connected as shown in FIG.4 but also a circuit having a function shilling in the order of the operation of

[9057] There is a source follower circuit as a circuit for converting the input and pulput impedience. In a normal source follower circuit, are input potentials and an output so potentials are not equal to each other. However, in the amplifier circuit used in FiGS. I to 3, the input potentials and the output potentials thereof are not required to be equal to each other, that is, it has only to be a circuit that can control the current source transistor 102 to operate is a saturation region. Thus, FiGS ahows a configuration in the case of using a source follower circuit as an armiffer circuit. When a potential of an input terminal grane

terminae of an ampilifying transistro 901), nervely a goternital of the ordina terminal of the current assure transistro 192 changes, a potential of an output terminal (source terminae of the ampilifying transistro 901), nervely a puternital of the gate terminal of the current counce transistro 192 also changes. When the potential of the gate terminal of the current source transistor 102 changes, a potential of the drain terminal of the current source transistor 102 also changes. In this runters, a tecelook circuit is con-

[0588] In FIG. 9, an N-chamnel transistor that is the same polarity as the current source bransistor 102's used as the amplity favasistor 901. Accordingly, the potential of the output terminal (source terminal of the simply high praternials) of the output terminal (source terminal of the input forminal (gain terminal of the amplifying transistor 901) by a gate-source voitage of the amplifying transistor 917. Thus, the current source transistor 102 operation in a sat uration region. As is evident from the foregoing, it the case of the source follower cincil being used as an amplifying transistor 102.

uretion region. As is evident from the foregoing, it the case of the source follower control being used as an amplifying circuit, it is preferably configured to that the current source transfer to 120 may operate in a saturation region easily (in the case of FIC. 9, the amplifying transfer of 120 may observe the invention is not limited to this, and a P-channel translater may be employed. FIG. 10 shows a configuration disgram corresponding to FIG. 2 and FIG. 11 shows a configuration degram corresponding to FIG. 3. An emplifying transistor 1001 has that size sems pleating set the consumer transfer is used in both FIG. 10 and FIG. 11. though the invention is not timefor to this.

[0059] Although blasking transistors 902, 1002 et al.

1102 are used and a bias voltage is applied to glob et berminals thereof in FIGS. 9 to 11, the invention is not limited
to this. A resistor and the file may be used instead of the
blasking transistor. Alternatively, a push-pull circuit may be constituted by a transistor that has the opposite polarity to the amorphility transistor.

[0060] In the case of the source follower circuit, similar to the case of the contralonal empfiler, variations in output voltages do not have an affact within a runge where the current source transistor operated in a saturation region. Accordingly, even when the source follower is assured to the source of the source of the source of source is to expend to the source of source in the source of source is to the source of source in the source of source is to the source in the source in the source in the source is source in the source in the source in the source is source in the source in the source in the source is sourced to the source in the source in the source is sourced to the source in the source in the source is sourced to the source in the source in the source is sourced to the source in the source in the source is sourced to the source in the source in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source is sourced in the source in the source is sourced in the source in the source is sourced i

5 nos vary significante, il can operate normality. (each policy il continue). (10081) A discerbined above, within a range where the current source transition operation is a most policy voltages of the emploise roticus do not have an affect. Therefore, in the voltage follower circuit and the like, as in input include has not to be proportioned to an output voltage. That is, any presult can be adopted as long ast locuration the current sources transistor to operate in a saturation region. [10062] As set forth above, within a range where the outer of the current source transistor of operates in a saturation region, variandors in characteristics of the amplifier circuits used in FIGS. 1 to 3 do not have an affect. Accordingly, even.

in the case of the amplifier circuit being constituted by

transistors whose current characteristics vary significantly, it can operate normally,

100631 Accordingly, a thin film transistor finctuoing amorphous and polygrystalling), an organic transistor or the like may be effectively used instead of a single crystelline iransistor

[0064] Although the operational amplifier and the source follower dirouit are used as an example of the emplifier circuit, the invention is not finited to this. The cults such as a differential pircuit, a common drain amoffier circuit and a common source amplifier circuit.

[0065] It is to be noted that the description in this embodiment mode corresponds to a detailed description of a part of the configuration shown in Embodiment Mode 1. However, vanous changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the description in Embodiment Mode 1 can be applied to this embodiment mode

## (Embodiment Mode 3)

[0066] A current triata is supplied from a current source circuit, and a current source transistor is set to flow the current idate. Then, the current source transistor set in this manner operates as a current source circuit and supplies a current to various loads. Described in this embodment mode are a connection between a load and a ourrent source transistor, a configuration of a fransistor when 00 supplying a current to a load, and the like.

[0067] Although this embodiment mode will be described, for simplicity, with reference to the configuration shown in FiG. 1, and more particularly the configuration using an operational amplifier as an amplifier circuit (FIG 35 4), the invention is not limited to this. This embodiment mode can be easily applied to other configurations as shown in FIGS, 2 to 11

[0068] In addition, described in this embodiment mode is the case where a current flows from the current source. 40 circuit to the current source transistor and the current source transistor is an N-channel transistor, though the invention is not limited to this. This embodiment mode can be easily applied to other configurations as shown in FiGS, 2 to 11.

[0069] First, FIQ. 12 shows a configuration in which a current supplied from a current source circuit is supplied to a load by using a current source transistor only. In FIG. 13, an operational amplifier is used as an amplifier circuit [0070] An operation of FIG. 12 is described taking for example the case of an operational amplifier being used as an ampilifier circuit. First, as shown in FiG. 13, a switch 1203 and a switch 1204 are turned on. Then, an operational amplifier 407 controls a gate potential of the current source transistor 102 so that the current source transistor 30 102 may flow a current idata supplied from the current source circuit while operating in a saturation region. Since the operational amplifier 407 is used at this time.

writing can be carried out quickly. Subsequently, the switch 1204 is turned off as shown in FIG. 14, and thereby the gate potential of the current source transistor 102 is held in the aspecial element 103. When the switch 1209 is turned off as shows in FIG. 15, ourrest supply is stopped. Then, a switch 1202 is turned on as shown in

FIG 16, and thereby a current is supplied to a load 1201. The amount of current at this time is equal to the idata when the current source transistor 102 operates in a satamplifier circuit can be constituted by other various cir- 19 - uration region. That is, even when there are variations in current characteristics and size of the current source transistor 102, influences thereof can be prevented

> [0071] Next, FiG. 17 shows a configuration diagram in which a current is supplied to a load by using a transistor other than the current source transistor. A gate terminal of the current transistor 1702 is connected to the gate ferminal of the current source transistor 102. Thus, when the W/L of the current source transistor 102 and the current transistor 1702 is adjusted, the emount of current supplied to a load can be changed. Note that W is the channel width whereas L is the channel length herein. For example, when the W/L of the current translator 1702 is small, the amount of current supplied to a load is redaned, and thereby the amount of idate can be increased. As a result, writing of current can be carried out duickly. However, when there are variations in current characteristics of the current source transistor 102 and the current transistor 1702, influences thereof are inevitable.

190721 FIG. 18 shows a configuration diagram in which a current le supplied to a load by using another transistor as well as the current source transistor, in the case of the current idate of the current source circuit 101 being supplied, when the current leaks to the load 1201 or a current leaks from the load 1201, the proper amount of current cannot be set. The current is controlled by the switch 1202 in the case of FIG 12, while it is controlled by a multi-transistor 1802 in the case of FIG. 18. A gate terminal of the multi-transistor 1802 is connected to the gate terminal of the current source transistor 102. Therefore, when the switches 1293 and 1204 are on and the current source transistor 102 operates in a saturation region, the multi-translator 1802 is off, Thus, it does not adversely affect when the current ideas of the current source circuit 101 is supplied. On the other hand, when a current is supplied to the load, the current source transistor 102 and the multi-transistor 1802 whose gate terminals are connected to each other operate as a multi-gate transistor. Accordingly, a current smaller than the Idata is supplied to the load 1201. Since the amount of current supplied to the load becomes smaller, the amount of Idata can be increased. As a result, writing of current can be carried out quickly. When there are variations in current characteristics of the current source transistor 102 and the multi-transistor 1802, influences the reof are inevitable. However, a current is supplied to the load 1201 by using also the current source transistor 102, thus influences of the variations can be suppressed.

[8973] FtG. 19 shows a configuration for increasing

the current litera supplied from the current source circuit 101 in a different manner than the one shown in FIG. 17 or 16. In FIG. 19, a parallel transistor 1902 is connected in parallel with the current source transistor 102. Therefors, when a current is supplied from the current source . 5 circuit 101, a switch 1901 is turned on. Meanwhile, in the case of a current being supplied to the load 1201, the switch 1901 is turned off. According to this, the current supplied to the load 1201 becomes smaller, and thereby the current Idata supplied from the current source circuit 19 101 can be increased.

IB0741 In that case, however, variations of the current source transistor 102 and the parallel transistor 1902 have an affect. Thus, in the case of FIG. 19, when a current is supplied from the current source circuit 101, 16 the amount of current may vary. That is, a large current is supplied first and the switch 1901 is turned on in accordance with the current. Then, a current flows in the parallel transistor 1902 and writing of current can be carried out quickly, in other words, this corresponds to a 39 precharge operation. The current supplied from the ourrent source circuit 101 is reduced thereafter, and the switch 1901 is turned off. Thus, the current is supplied and written to the current source franslator 102 only. According to this, influences of variations can be prevented. 25 Then, the switch 1202 is turned on and a current is supplied to the load 1201

[0075] In FiG. 19, the transistor is added in parallel with the current source transistor, FIG. 20 shows a configuration diagram in which a translator is added in series. 00 In FIG 20, a series transistor 2002 is connected in series with the current source transistor 102. Therefore, when a current is supplied from the current source circuit 101, a switch 2001 is turned on, and thereby a source and a drain of the series transistor 2002 are short-circuited. 36 When a current is supplied to the load 1201, the switch 2001 is turned off. Thus, the current source transistor 102 and the series transistor 2002 whose gate terminals are connected to each other operate as a multi-cate transistor. Accordingly, the gate length it is increased and 40 the amount of current flowing to the load 1201 is reduced. and thereby the current (data supplied from the current source circuit 101 can be increased.

[0076] In that case, however, veriations of the current source transistor 102 and the series transistor 2002 have 45 an affect. Thus, in the case of FIG. 20, when a current is supplied from the current source circuit 101, the amount of current may vary. That is, a large current is supplied first and the switch 2001 is turned on in accordance with the current. Then, a current flows in the current source transistor 102 and writing of current can be carried out ouldkly, in other words, this corresponds to a precharge operation. The current supplied from the current source croult 101 is reduced thereafter, and the switch 2001 is turned off. Thus, the current is supplied and written to 35 the current source transistor 102 and the series transistor 2002. According to this, influences of variations can be prevented. Then, the switch 1202 is turned on and a cur-

rent is supplied to the load 1201 by the current source transistor 102 and the series transistor 2002 that constitute a multi-pate transistor.

190771 It is to be noted that various configurations shown in FIGS, 12 to 20 may be combined to obtain another configuration.

100781 Although the ourrest source circuit 101 and the load 1201 are switched over in FIGS, 12 to 20, the invention is not limited to this. For example, the ourrent

source circuit 101 and a wiring may be switched over. FiG. 21 shows a configuration corresponding to FiG 12. in which the current source dircuit 101 and a wiring are switched over. An operation of FIG. 21 is described hereinafter. First, the current loats is supplied from the current source circuit 101 to the current source transister 102. and switches 1203, 1204 and 2103 are turned on in the case of a current being set. Then, the current source transistor 102 operates as a current source circuit, and switches 2102 and 1202 are turned on in the case of a current being supplied to the load. In this manner, when the switches 1203 and 2102 are furned on/off, the current source circuit 101 and a wiring 2105 are switched over. [0079] In the case of the current ideas being supplied from the current source circuit 197 to the current source transistor 102, the switch 2103 is turned on and a current

is supplied to the wiring 105 to turn off the switch 1202. though the invention is not limited to this. When the current Idata is supplied from the current source circuit 101 to the current source transistor 102, a current may flow into the load 1201.

[0080] The capacitor element 103 holds the gate potential of the current source transistor 102, it is more desirable that the wiring 106 is connected to the source terminal of the current source transistor in order to hold the gate-source voltage. [9081] FIG 21 shows a configuration diagram corre-

sponding to FiG. 12, in which the current source circuit 101 and the load 1201 are switched over, though the invention is not limited to this. A configuration in which the current source circuit 101 and the load 1201 are switched over can be achieved in any one of the configurations shown in FIGS, 12 to 20.

[0082] It is to be noted that attrough the switches are arranged in each part in the configurations described above, the arrangement is not limited to the foregoing. The switches may be disposed anywhere as long as they operate normally.

199831 In the case of the configuration shown in FIG. 12, it may be connected as shown in FIG. 24 when the current Idate is supplied from the current source circuit 101 to the ourrent source transistor 102, white if may be connected as shown in FIG 25 when the current source translator 102 operates as a current source circuit and a current is supplied to the load 1201. Thus, the configuration shown in FiG. 12 may be connected as shown in FIG. 26. The arrangement of the switches 1202, 1203 and 1204 is modified in FiG. 26, but they operate normally.

[0084] The switches shown in FIG 12 and the like may be any one of electrical ones and mechanical ones as long as a current flow can be controlled. They may be transistors, diodes, or locic circuits made of combinations thereof. When a transistor being used as a switch, since it operates only as a swiich, the polarity (conductivity type) of the transistor is not perficularly restricted. However, in the case of an off current being desirable to be email, it is desirable to use a transistor having the polarity less in the off current. As a transistor less in the off current. there is the one in which an LDD region is disposed, and so on. Furthermore, when a transistor functioning as a switch operates in a state where a potential of a source terminal thereof is close to a low potential side power supply (Vas, Vgnd, 0 V and so on), an n-channel type is desirably used. On the contrary, when it operates in a state where a potential of the source terminal is close to a high potential side power supply (Vdd and so on), a o channel type is desirably used. The reason for this is that since the absolute value of a gate-source voltage 39 can be made larger, the transistor can easily operate as a switch. With both an n-channel type and a p-channel type, a CMOS type switch may be formed.

[0085] Although various examples are shown above, he invention is not limited to this. The current source transistor and various transistors operating as current sources may be disposed in various configurations. Therefore, the invention can be applied to any configuration ration as to our sair swhiterly.

[DO88] It is to be notest that this enhabitment mode is described with reference to the configurations shown in Embodiment Modes 1 and 2 However, the Invention is not limited to this end various changes and modifications are possible unless such changes and modifications depart from the scope of the Invention. Therefore, the descriptions in Embodiment Modes 1 and 2 can be applied to this embodiment mode.

#### (Embodiment Mode 4)

[9087] The configurations each including one current source circuit and one current source transistor are described above. Described in this embodiment mode is the case where a plurality of current source transistors are disposed.

[0088] FIG 27 shows a configuration corresponding to FIG 3.1, which a pluratily of current actures translations are disposed. In FIG, 27, one current source translations and one operational smaller 407 are disposed corresponding to a pluratily of current source translators. A 50 pluratily of current source circuits or a pluratily of operational amplification of the current source circuits or a pluratily of operations amplifier and current source circuits or a pluratily of current source circuits. However, since the current source circuit source incurt source circuit source incurt source circuit source circuit 101 and one operational amplifier 407 are preferably disposed.

[0089] A configuration of FIG 27 is described next. First, the current source circuit 101 and the operational

amclifier 407 are disposed, which are collectively called a resource circuit 2701 hereinstell? The resource circuit 2701 is connected to the current resource circuit 3701 is connected to the current source circuit 3701 and a voltage line 2702 connected to an original terminal of the operational ampilitier 407. The current sine 2702 and the voltage line 2703 are connected to a plantify of unit disculps. A unit oficut 2704 is included a current source transistor 102a, a capitality of the connected to a plantify of unit disculps. A unit 2004, and the 1804, 1908 and 1204a, and the file. The unit ofront 2704a is connected to a load 1201a, a unit circuit 2704b has a samilar configuration to the unit directly 2704b. The world in configuration to the unit directly 2704b. The world in evention

determined arbitrarily. (1999) A soft consequence of purely of unit circuits are connected to one current fine 2702 and one voltage fine 2703, each unit circuit is relacted and a current and a vottage are sequentially suggisted thereto from the resource circuit 2701 through the current fine 2702 and the voltage line 2703. For example, the operation is current out such that the awtiches 1203e, and 1204e are turned on first to input a current and a voltage in and 1704e are turned on first to input a current and a voltage to the unit circuit 2704e, and switches 15005 and 1704e are turned on exist to input a current and a voltage to the unit circuit 2704e.

is not limited to this. The number of unit circuits may be

[0091] These switches can be controlled by a digital cloud such as a shift register, a decoder circuit, a counter circuit, and a latch circuit.

50 [6092] In the case where the loads (201s, 1201b and the like are display elements such as EL elements, the unit dicult and the load contribute one pixel, and the resource closs 1201 corresponds to a [part of signal line driver circuit that supplies a signal to a pixel connected to to a signal line (current line or voltage line), in other evords, 710, 27 shows one column of pixels and to grid or pixel line driver circuit in that case, a current outputted from the current anounce circuit. 101 corresponds to an Image signal, When this image signal current is changed in an analog manner or a digital reshner; the proper emound of ourrent can be supplied to each load (display elament such as as EL element), 41 his form, the switches 1205e and 1204s, and the like are controlled by a cate like other circuit.

45 [00933] Further, in the case of the ourrent source circuit, 101 in Fig 27 being a (part of signal files others drout, the current source circuit 101 is raquired to output a current source circuit 101 is raquired to output a current source circuit at output and size of transidiors. Accordingly, the current source drout 101 in the (part of) signal line driver of circuit is constituted by a current source transition, and a current can be supplied from another current source circuit to the current source bransistor. In officer words, when the loads 1201a, 120 ib and the like in FIG. 52 27 are a signal fine, a pixel, or the like, a unit circuit constitutes a (part of) signals in entire circuit, and the resource circuit 270 is a (part of) current source circuit source.

rent source circuit) in the signed line driver clouit connected to a current line. That is, FIG. 27 shows a plurality of signal lines, a (part of) signal line driver circuit, and a (part of) current source circuit that supplies a current to the signal line driver circuit.

[0098] In this case, a current outputed from the ourrent source directly 10° corresponds to a current supplied to a signal line and a pixel. Therefore, in the case of, for instance, a current corresponding to a current outputted from the current source circuit 10° being supplied to a resignal line and a pixel, the current outputted from the current source circuit 10° temperaponds to an image signal line and a pixel, the current source circuit 10° corresponds to an image signal. When the image signal current is changed in an analog mention of current can be supplied to early line of cignal line and a 1° pixel). At this time, the avelones 120°s and 120°de, the witches 120°s and 120°de, and the like are controved by a circuit (stift register, faith circuit faith register, faith circuit faith register, faith circuit faith situations are controved.

[0095] It is to be noted that the circuit and the like (shift) are register, latch circuit and the Riek) for controlling the switches 1209a and 1204a and the switches 1209b and 1204b are disclosed in International Publication WO 03008TPS, International Publication WO 0308TPS, and 03008TPS, International Publication WO 0308TPS, and the like, The Invention can be implemented in comzitation with the descriptions thereof.

[8096] Alternatively in the case of a predetermined amount of current being outputted from the current source circuit 101, a switch or the like being used for controlling whether to supply the current, and a current 00 corresponding thereto being supplied to a signal line and a pixel, the current autouned from the current source oirouit 101 corresponds to a signal current for supplying a predetermined amount of current. The switch for determining whether to supply a current to a signal line and a 35 pixel is controlled in a digital manner to control the amount of current supplied to the signal line and the pixel, and thereby the proper amount of current can be supplied to each load (signal line and pixel). In that case, the switches 1208s and 1204s, the switches 1208b and 1204b, and 40 the like are controlled by a circuit (shift register, latch circuit and the like) that is a part of a signal line driver circuit, At this time, however, a driver circuit (shift register, tatch circuit and the like) is needed for controlling the switch that determines whether to supply a current to a 45 signal line and a pixel. Accordingly, the driver circuit (shift register, latch circuit and the like) for controlling the switch is needed as well as a driver circuit (shift register, letch circuit and the like) for controlling the switches 1203s and 1204a, the switches 1203b and 1204b, and the like. These driver circuits may be provided separately. For example, a shift register for controlling the switches 1203e and 1204a and the switches 1203b and 1204b may be provided independently. Alternatively, the driver circuit (shift register, leich circuit and the like) for controlling the switch and the driver circuit (shift register, latch circuit and the like) for controlling the switches 1203a and 1204a, the switches 1203b and 1204b, and the like may

be shared partially or entirely. For example, one shift register may be used for controlling both the switches, or an output (image signel) of a latch olrould and the like in a driver circuit (shift register, latch olrould and the like) may be used for controlling the switch that determines wheth-

20

er to supply a current, to a signal line and a pixel. 10097 It is to be noted that the driver circuit client register, latch circuit and the like) for controlling the switch that determines whether to supply a current to a signal line and a pixel and the driver circuit (shift registers before and the first circuit shift registers are disclosed in International 1204a, and the sinches 1203a are disclosed in International Publication WO 03/038733, International Publication WO 03/038734, International Publication WO 03/038734 international Publication WO 03/038736 and the first Technication WO 03/038736 and the first Technication WO 03/038736 and the first Technication WO 03/038736 and the file. The Internation

iemetional Publication WO 03/038794. International & Publication WO 03/038795 and the fike. The Invention can be implemented in combination with the descriptions thereof.

100981 FIG. 27 shows the case in which one current source transistor is disposed corresponding to one load. The case in which a plurality of current source transistors are discoped corresponding to one load is next shown in FIG. 28. Two unit circuits are concleded to one load herein for simplicity, though the invention is not limited to this. Three or more unit circuits may be connected or a single unit circuit may be connected. The amount of current flowing to a load 1201aa can be controlled by turning on/off a switch 2801 as and a switch 2801 bs. In the case of, for instance, a current value (las) outputted from a unit circuit 2704as being different from a current value (lba) outputted from a unit circuit 2704ba, four different amounts of current flowing to the load 1201se can be controlled by furning on/off the switch 2801 as and the switch 2801ba. For example, when the = 2\*isa is satisfied, the amount of current can be controlled by two bits. Therefore, in the case where the switch 2801aa and the switch 2801ba are turned on/off by digital data corresponding to each bit, a digital to analog conversion can be achieved by using the configuration shown in FIG 28. Thus, in the case of the loads 1201aa end 1201bb being signal lines, a (part of) signal line driver direct can be obtained by using the configuration shown in FiG. 28. in this case, a digital image signal can be converted into an analog image signal current. The switch 2801 as and the switch 2801ba can be turned on/off by an image signal. Accordingly, the switch 2801sa and the switch 2801ba can be controlled by a circuit (latch circuit) and the like for outputting an image sional.

(0099) The switch 280 is a and the switch 280 its may be turned unoid temporally. For example, in a cettain of period, the switch 280 is a turned or while are switch 280 is a turned or a resource circuit 270 its turned or writer are switch 280 is a turned of a current is set to be inputted from a resource circuit 270 its turned circuit 270 its an active of the unit circuit 270 its a to the count is supplied from the unit circuit 270 its a is furned of the while the switch 280 its and 180 its active period, the switch 280 its as is turned of the while it as witch 280 its active does not considered from a resource circuit 270 is to the full circuit 270 its and current is sucception from current is sucception from

the unit circuit 2704ba to the load 120 tae. In this manner, the switches may be operated by switching temporally, 0f001 in Fic. 29, tho resource circuits are used for supplying a current to unit circuits. FIG. 29 shows the case in which one resource circuit is used to supplying a current or unit circuits.

[0101] It is supposed that, for example, in the case of s wiring 2904c being an H signal, switches 2901cs, 2902ca and 2903cb are turned on white switches 2903ca. 2901cb and 292cb are turned off. Then, a unit circuit 19 2704ca becomes capable of being supplied with a current from the resource circuit 2701 whereas a unit circuit 2704cb becomes capable of supplying a current to a load 1201ca. On the contrary, in the case of the wiring 2904c. being an L signal, the unit circuit 2704cb becomes capable of being supplied with a current from the resource circuit 2701 whereas the unit circuit 2704ca becomes capable of supplying a current to the load 1201ca. Further, the wiring 2904c, a wiring 2904d and the like may be selected in sequence by a signal, in this manner, the 39 operation of a unit circuit may be switched temporally. [0102] In the case of the loads 1201cs and 1201ds. being signal lines, a (part of) signal line driver circuit can be obtained by using the configuration shown in FiG. 29. In addition, the wiring 2904c, the wiring 2904d and the 25 like may be controlled by a shift register and the like. [0103] Although in this embodiment mode, the configuration including a plurality of current source translators is shown with reference to the configuration shown in FIG. 13, the invention is not limited to this. The similar 00 configuration can be achieved with reference to another conflouration other than the one shown in FIG. 13.

[0104] it can be achieved with reference to the configuration shown in FIG. 9, for example, in that case, one current source circuit 101 and one amplifier circuit 36 (source follower circuit) may be provided corresponding to a plurality of current source transistors. Alternatively, a plurality of current source circuits or a plurality of amplifier circuits (source follower circuits) may be disposed corresponding to a plurality of current source transistors 40 However, since the circuit scale increases, one current source circuit 101 and one empther circuit (source follower circuit) are preferably provided. Though, the empliffier circuit (source follower circuit) in FIG 9 is constituted by two transistors in many cases, thus a plurality 45 of amplifier pircuits (source follower circuits) may be disposed corresponding to a plurality of current source transistors.

[0103] It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1, 2 and 3, However, the truendom is not limited to this and various changes and modifications are possible unless such changes and modifications are possible unless such changes and modifications depart from the scope of the investion. Therefore, the descriptions in Embodiment Modes 1, 2 and 3 can be applied to this embodiment mode.

[Embodiment Made 5]

[0106] Described in this embodiment mode is the case in which the invention is applied to a pixel having a display

[0107] Although this embodiment made will be described with reference to the configurations shown in FIG. 1 (FIGS. 12, 2 and 5) and FIG. 3 (FIG. 8), the invention is not limited to this. This embodiment mode can be speci

9 piled to various configurations shown in Embodiment Modes 1 to 4.
F01081 FIGS, 30 and 31 each shows a configuration in

which the current source check! 201 supplies a signal current as an image signal. The direction of current flow is the same in FIG. 30 and FIG. 31, though the polarity of transistors is different. Therefore, this compaction is different in FIG. 30 and FIG. 31. Note that an EL element is taken as an example of a load braids.

[0109] When a signal current supplied as an image signal by the current source of could? It is an enack of youlge, images can be displayed with enack gray scale. When a signal current is a digital value, images can be displayed with digital gray scale, for other called enactive multi-foreign years scale, for other called enactive multi-foreign years scale, and other can see years scale multiple or any scale multiple or any scale multiple.

[0110] It is to be noted that the time gray scale method can be carried out in accordance with Japanese Patent Application No. 2001-6426. Japanese Patent Application No. 2000-85968 and the like, and the description thereof to comitted herein.

(6111) One gate line for controlling each sylfon; is inhamed by criputing the polarity of translators. According to this, the aperture ratio can be improved, though respective gate lines may be disposed. In particular, when a coloring the time gray scale method, a period in which a current is not supplied to a load (EL element) is needed. In that case, smother wiring may be provided as a gette line for controlling a swiftch that can stop supplying a cur-

rent to the load (EL element).

(§ 1012] Fill 22 elemen so comparation of a pixel including a current source obrail, in which images are displayed in accordance with whether a current supplied by the current source circuit flows or not When a selective, gate line 2026 being selected, a digital image signal (a volte) or capacitor element 2020. List to be noted that the capacitor element 3000 can be omitted when gate capacitance of a transactor is used instead. A switch 3002 is turned onlind by the heid digital image signal. The article 3002 controls whether a current supplied by a current source condi-3001 flows to the load 1201 or not. As a result, images can be displayed.

[0113] in order to achieve multi-level gray scale, the time gray scale method and the area gray scale method may be adopted in combination.

[0114] Although one current source circuit 3201 and one switch 3202 are disposed in FiG. 32, the invention is not limited to this. A plurelity of pairs of current source

circuit and switch may be disposed to control whether a current from each current source circuit flows or not, and the sum of the current may flow to the load 1201.

[0115] Next, a specific configuration example of FIG. 32 is shown in FIG 33. The configuration shown in FIG 51 (FIG 12, FIG 2 and FIG. 5) is adopted herein for a current source transistor. A current is supplied from the current source transistor. A current is surplied of the current source transistor 202, and the gate terminal of the current source transistor 202, and the gate terminal of the current source transistor 202 is set to a proper volkage. Then, the oveich 3/202 is 19 turned on/off in accordance with an image signal liputited from the signal the 3/205 to supply a current to the load 1001, and thereby images are displayed.

[6116] It is to be noted that this embodiment mode is described with reference to the configurations shown in 16 Embodiment Modes 1 to 4-However, the invention is not finished to this end various changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the descriptions in Embodiment Modes 1 to 4 can be applied to this embodiment mode.

# (Embodiment Mode 6)

[0117] Described in this embodiment mode are configurations and operations of a display device, a signal line driver circuit and the like. The circuit of the invention can be applied to a part of a signal line driver circuit and a nivel

[0118] A display device comprises, as shown in FIG 00 S4, a pixel array \$401, a gate line driver circuit 3402 and a signal line driver circuit \$410. The gate line driver circuit 3402 sequentially outputs a selective signal to the pixel array \$401. The signal line driver circuit \$410 sequentially outputs a video signal to the pixel array 3401, in the pixel 46 array 3401, a state of jight is controlled depending on a video signal to display images. A video signal inputted from the signal line driver direct 3410 to the pixel erray 3401 is a current in many cases. In other words, a state of a display element and an element for controlling the 40 display element that are disposed in each pixel changes in accordance with a video signal (current) inputted from the signal line driver circuit 3410. As a display element disposed in each pixel, an EL element, an element used for FED (Field Emission Display) and the like are taken 45 as an example.

[0119] It is to be noted that a purality of gate line driver circuits 3402 may be disposed as well as a plurality of signal line driver circuits 3410.

[0120] The eignatifier oriver direut/3410 can be divided at important in clause providing videous, for triasnoce, into a shift register 3403, a first lation circuit (LAT1) 9404, a second tach crunalt (LAT2) 3405, and a rigitative praid of convener circuit 3406. The digitative analog converter circuit 3406 may have a function to convent a voltage to a current as well as a function to perform gamma correction. That is, the digital to analog convener circuit 3406 has a circuit for unbutfilding a current video signature to convene the contractivity of t

pixel, namely a current source circuit, and the invention can be applied thereto.

[9121] As shown in FIG. 32, depending on a gixel comiguration, a digital valange signal for video signal and a controlling current for a current source circuit in a pixel are required to be inputied to the pixel. In that case, the digital to analog conventes circuit 3408 does not have a digital to analog conventes circuit avoid that a function digital to analog conventes circuit and the second of the pixel of the second of the pixel of the second of the pixel o

- digital to analog conversion function but has a function to convert a voltage to a current, and has a clicuit for or outputting the current to a pixel as a confrolling current, namely a current source circuit to which the invention can be accided.
- [0122] Furthermore, a pixel includes a display element such as an EL element, and a circuit for outputting a current (vision signal) to the display element, namely a current source circuit to which the invention can be applied.

(0123) An operation of the alignet line driver circuit 5410 is tailedy described. The shift register 3428 is centified to be a planetilly of columns of flip flop circuits (FF) and the like, to which a clock signal (§-CLK), a start pulse (8P) and a clock tivereling signal (\$-CLK) are imputed. In secondance with the timing of those signals, a sampling pulse is a computed in sequence.

(124) The aerujing pure outputed from the shift register 4943 is inputed to the first istric direct (IAT1) 9343 in accordance with the first istric direct (IAT1) 9340 in accordance with the first istric direct (IAT1) 9340 for the sampling pulse, the first latch direct) (IAT1) 93404 holds a 14deo signal in earl column, with his absen inputed from a wide or signal in 19 03408. It is to be noted that it in the case of the digital via strict circuit 3400 being displeced, the video signal is a digital value. The video signal at this time is a voltage in many cases.

[0125] In the case of the first latch circuit 3494s and the second latch circuit 3495 being draids that can hold an enalog value, the digital fo enalog convener circuit 3498 can be omitted in many cases. In that case, the video agree that the case of early client may be a current. Further, in the case of date out-putted to the pixel energ 5401 being pineny date, that it, a digital value, the digital to enalog conventer circuit 3406.

can be omified in many cases.

[0128] When the holding of video signals is completed until the test column in the first tench cruzi (LAT1) 3404, a listich pulse (Latoh Pulse) is injusted from a testoh control filling 3409 during a horzontal flyback period, and the video signals held in the first latich chorul (LAT1) 3409 are transferred to the second taich chorul fLAT2) 3405 at a first. Then, the video signals held in the second taich circuit (LAT2) 3405 are inputted to the digital to anaxing convener of the control taich circuit (LAT2) 3405 are inputted to the digital to anaxing convener cloud 3406 per each row. Signals outputted from the digital to anaxing convener cloud 3406 are inputted to the digital to anaxing convener cloud 3406 are inputted to the

pixel army 3401.

[0127] During a penod in which the video signals held in the second latch circuit (LAT2) 3405 are imputed to 85 the digital to enalog converter circuit 3406 and then to the older 3401. The shift resides 4405 activates a semaino.

the pixel 3401, the shift register 3403 outputs a sampling pulse newly. That is, the two operations are carried out at the same time. According to this, a line sequential driv-

ing becomes possible. These operations are repeated thereafter

101281 In the case of a current source dircuit included in the digital to analog converter circuit 3406 being a disout that performs a setting operation and an output operation, that is, a circuit inputted with a current from another current source circuit and capable of outputting a current without being influenced by variations in characteristics of transistors, a circuit for supplying a current to the current source circuit is required, in that case, a reference current source circuit 3414 is disposed.

25

[0129] As set forth above, any type of transistor may be used for the transistor in the invention and the transistor may be formed on any type of substrate. Accordingly, the circuits shown in FIG 34, FIG 35 and the like 15 may be formed on a glass substrate, a plastic substrate. e single crystsiline substrale, an SOI substrate or other substrates. Alternatively, a part of the circuits shown in FIG. 34. FIG. 35 and the like may be formed on a substrate, and the other part of the dircuits shown in FIG. 34, 39 FIG. 35 and the like may be formed on another substrate in other words, not all the circuits shown in FIG 34, FIG. 35 and the like are required to be formed on the same substrate, in FIG 34, FIG 35 and the like, for example, the pixel 3401 and the date line driver circuit 3402 may 25 be formed on a class substrate by using TFTs, the stonel line driver circuit 3410 (or a part of the same) may be formed on a single crystalline substrate, and an IC chip thereof may be connected by COG (Chip On Glass) to be disposed on the class substrate. Alternatively, the IC 00 chip may be connected to the glass substrate by TAS (Tape Auto Bonding) or a printed substrate.

101301 It is to be noted that conflourations of the signal line driver circuit and the like are not limited to the ones shown in FiG. 94.

101311 For example, in the case of the first latch circuit 9404 and the second latch circuit 9405 being circuits that can hold an analog value, as shown in FIG. 35, a video signal (analog current) may be inputted from the reference current source circuit 3414 to the first latch circuit 46 (LAT1) 3404, Further, in FIG. 35, the second tetch circuit 3405 may be omitted. In that case, the first latch circuit 3404 often includes more current source circuits.

[0132] In such a case, the invention can be applied to a current source circuit in the digital to analog converter 45 circuit 3408 shown in FIG. 34. The digital to analog convener circuit 3406 comprises a int of unit circuits, and the reference current source circuit 3414 includes the current source circuit 101 and the amplifier circuit 107.

[0133] The invention can also be applied to a current 50 [Embodiment Mode 3] source circuit in the first latch circuit (LAT1) 3404 shown in FIG. 35. The first tetch circuit (LAT1) 3404 comprises. a lot of unit circuits, and the reference current source circuit 3414 includes a basic current source 101 and an additional current source 103.

[0134] Furthermore, the invention can be applied to a pixel (current source circuit included therein) in the pixel array 3401 shown in FiG 34 and FiG, 35. The pixel array 3401 comprises a lot of unit circuits, and the signal line driver circuit 3410 includes the current source circuit 101 and the amplifier circuit 107.

101351 That is, a circuit for supplying a current is dispassed throughout a circuit. Such current source circuit is required to output a current with accuracy. Therefore, another current source circuit is used for setting a transistor to output a current with accuracy. The another current source circuit is also required to output a current with accuracy. Thus, as shown in FIGS, 36 to 38, a basic current source circuit is disposed in a certain area, then current source transistors are set in secuence. According to this, a current source circuit can output a proper current, to which the invention can be applied.

[0136] When performing a setting operation of a current source circuit, the timing thereof is required to be controlled, in this case, a specific driver cricuit (shift reqister and the like) may be provided in order to control the setting operation. Alternatively, the setting operation of a current source circuit may be controlled by a signal outputted from a shift register for controlling the LAT1 circuit. That is, one shift register may be used for controlling both the LAT? circuit and the current source circult. In that case, a signal outputted from the shift register for controlling the LAT1 circuit may be inputted directly to the current source circuit. Alternatively, in order to secarate between a control of the LAT1 circuit and a control of the current source circuit, the current source circuit may be controlled through a circuit for controlling the secaration. The setting operation of the current source circuit may also be centrolled by a signal outputted from the LAT2 circuit. The signal outputted from the LAT2 circuit is a video signal in general, therefore, in order to a sparate between the case of using as a video signal and the case 36 et controlling the current source circuit, the current source circuit may be controlled through a circuit for controlling the separation. The circuit configuration for controlling the setting operation and the output operation, the operation of the circuit, and the like are disclosed in international Publication WO 03/038793, international Publicetion WO 03/038794, and International Publication WO 03/038795, and the descriptions thereof can be applied to the invention.

101371 It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1 to 5. Therefore, the descriptions in Embodiment Modes 1 to 5 can be applied to this embodiment made.

[0138] The invention can be applied to a circuit constitufing a display portion of electronic apparatuses. Such electronic apparatuses include a video camera, a digital camera, a goggle type display (head mounted display). a navigation system, an audio reproducing device (an in-car audio system, an audio component set, and the like), a laptop personal computer, a game player, a ponsole information forminal (a mobile computer, a mobile phone, a portable game player, a needronic book, and the fike), an image reproducing device provided with a moording medium (specifically, a device that reproduces a recording medium sinch so a Digital Versettle Disc 5 (DVD) and includes a display capable of displaying the reproduced images, and the fike. Their is, the invention can be applied to a pixel constituting a display portion of these apparetures, a eignal fan driver circuit for driving the pixel, and the like Specific examples of these electronic apparatises or spown in PiX. 39.

[0139] FIG. 39A shows a light emitting device (the light emitting device means here a display device using a self-luminous type light emitting element for a display porflon) that includes a housing 13001, a supporting base 15 13002, a display portion 13003, speaker portions 13004. a video input terminal 13005, and the like. The invention can be applied to a pixel that constitutes the display portion 19003, a signal line driver circuit and the like, Further, according to the invention, the light emitting device shown in FiG. 39A is completed. Since the tight emitting device is a self-luminous type, it requires no backlight, and the reby the display portion thereof can be made thinnor then a liquid erystal display. Note that the light emitting device refers to all display devices for displaying intermation, including ones for personal computers, for TV broadcasting reception, and for advertisement.

[0140] FIG 398 shows a digital still camerar that incuides a main body 13101, a display portion 13102, an
image receiving portion 13102, operating keys 13104,
an external connecting port 13105, a shutter 13106, and
the like. The invention can be applied to a pibel that constitutes the display portion 13102, a signal line driver circuit and the like. Further, according to the invention, the
digital still camera shown in FIG. 398 to completed.

[0141] FIG. 38C shows a laptop personal computer that includes a main body 13201, a housing 13202, a display portion 13204, a sponding mouse 13206, and the like. The invention can be applied to a pixel that consist like. The invention can be applied to a pixel that consist utilities the display portion 13203, a signal line driver circuit and the like. Further, according to the invention, the light entitle of the consist of

[0142] FIG. 38D shows a mobile computer that includes a main body 13901, a display portion 13902, a 45 switch 13303, operating keys 13304, as inferred port 13906, and the liss. The invention can be applied to a spitch lat constitute the display portion 13302, a signal line driver circuit and the like. Further, according to the invention, the mobile computer shown in FIG 39D is comolited.

[0143] FRS SRS statues a portable image reproducing device provided with a recording medium (specifically a DVC reproducing device), that includes a main body 13401, a hausing 13402, a display portion A13403, a soligity portion B13404, a recording medium (such as a DVC) reading portion 13405, an operating key 13406, a sepacker portion 13405, and operating key 13406, as

A 13403 displays mainly irrage data whereas the display portion B 13404 displays mainly irrage data whereas the display point on B 13404 displays mainly character cast. The invention can be applied to a pixel that constitutes the display portions A 13403 and \$13404, a signal line driver forcut and the lise. It is to be noted that the image producing device provided with a recording need duminoluses a home game begiver and the like, Furthers, according to the invention, the DVD reproducing device shown in FIG 95E is completed.

Ø [0144] FIG 38P mows a goggle type display friend mounted display) that includes a main body 13501, a display portion 13502, and a ram portion 13508. The invention can be applied to a pixel that constitutes the display portion 13502, a signal line driver circuit and the 6 like, Further, according to the invention, the goggle type

display shown in PiG. 196F is completed. [914] PiG 305 shows a Vado camere that includes a main body 15801, a display portion 15802, a thousing 13803, an external connecting port 15804, a receiving portion 15805, and tracely receiving portion 13605, and tracely receiving portion 13605, and tracely receiving portion 13606, and the last 13606, and the last 174 enterection can be applied to a pixel that constitute the display portion 13602, a signal liter driver elected and the like. The invertion can be applied to a pixel that constitute the display portion 13602, a signal liter driver elected and the like. The private of 15002, a signal liter driver elected and the like. The second can be specified to a pixel that constitute the display portion.

13602, a signal line driver sircuit and the like. Further, 26 according to the invention, the video camera shown in FIG. 39G is completed. [0146] FIG. 39H shows a mobile phone that includes a main body 13701, a housing 13702, a display portion

a melih body 13701, a housing 13702, a display portion 13709, an audio input portion 13704, an audio oxtput portion 13704, an audio oxtput portion 13705, an operating key 13706, and the fixe. The invention can be applied to a pixel that constitutes the display portion 13703, a signal time driver circuit and the like. It list lob ented that carrier consumption of the mo-bill phone can be suppressed when the display portion 13703 displays white characters on a black background. Further, according to the trivertion, the mobile phone enown in Fix. 3941 is completed.

[0147] When the luminance of the light entitting material is improved in the future, it can be used for a front type or rear type projector by magnifying and projecting outputted light noutling image data by a leties and the like. [0148] The allorementioned electronic apparativese are becoming to be more used for displaying data distributed moregia hatelecommunication path such as internet and a CATV (Cabite Television Bystem), and in particular used for displaying monitories. The light emiting device is suitable for displaying monitor patures betained to the control of the control of the control of the light reposes.

[0149] Since light emitting parts consume power in a sight emitting device, data is desirably displayed so that the light emitting parts may occupy as small area as poscible. Accordingly, in the case of a light emitting device being explored for a display portion that melany displays character data, such as the one of a portable information terriminal, particularly line one of a mobile phone or an audio reproducting device. It is preferred to program of an audio reproducting device. that the character data emits light by using non-light emittino parts as background.

101501 As set forth above, the application range of the invention is so wide that it can be applied to electronic apparatuses of all fields to addition, the electronic apparatuses shown in this embodiment mode may include a semiponductor device with any one of the configurations shown in Embodiment Modes 1 to 4.

#### Claims

- A semiconductor device comprising:
  - a circuit in which a current supplied to a load is 16 controlled by a transistor a source or a drain of which is connected to a current source circuit; and
  - an amplifier circuit for controlling at least one potential selected from a source potential, a 30 drain potential and a gate potential of the traneietoe
- 2. A semiconductor device comprising:
  - a circuit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit:
  - an amplifier circuit for controlling the translator | 00 to operate in a saturation racion when a current is supplied from the current source circuit to the transistor.
- 3. A semiconductor device comprising:
  - a okrouit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit;
  - an amplifier circuit for stabilizing a potential between the drain and a gate of the transistor.
- 4. A semiconductor device comprising:
  - a circuit in which a current supplied to a load is controlled by a transisfor a source or a drain of which is connected to a current source circuit: and
  - a feedback circuit for stabilizing a potential be- 50 tween the drain and a gate of the transistor.
- 5. A semiconductor device comprising:
  - a load; and
  - an operational emplifier,
  - wherein a non-inventing input terminal of the op-

- erational amplifier is connected to a drain terminai side of the transistor connected to a current source circuit
- an inverting input terminal of the operational amplifier is connected to a gate terminal of the transister and
- an output terminal of the operational amplifier is connected to the gale terminal and the inverting input terminat.
- 6. A semiconductor device comprising:
  - a transistor for controlling a current supplied to a load; and
  - a voltace follower circuit. wherein an input terminal of the voltage follower circuit is connected to a drain terminal side of the transistor connected to a current source cir
    - an output terminal of the voltage follower circuit is connected to a gate terminal of the transistor.
- 7. The semiconductor device according to claim 6, wherein the voltage follower circuit is constituted by a source follower circuit.
- 8. A light emitting device that has a display portion using the semiconductor device according to any one of claims 1 to 7.
- 9. A digital still camera that has a display portion using the semiconductor device according to any one of plaims 1 to 7.
- 36 10. A laptop personal computer that has a display portion using the semiconductor device according to any one of claims 1 to 7.
- 11. A mobile computer that has a display portion using the semiconductor device according to any one of claims 1 to 7.
- 12. An image reproducing device that has a display contion using the semiconductor device according to any one of claims 1 to 7.
- 13. A goggle type display that has a display perior using the semiconductor device according to any one of claims 1 to 7.
- 14. A video camera that has a display portion using the semiconductor device according to any one of claims 1 to 7.
- a transistor for controlling a current supplied to 35 15. A mobile phone that has a display portion using the semiconductor device according to any one of claims 1 to 7.








FIG. 2














FIG. 7


(A) SIGNAL INPUTTING PERIOD




(B) COMPLETION OF SIGANL INPUTTING PERIOD



(C) LIGHT EMITTING PERIOD



(O)






FIG. 9




FIG. 10






FIG. 11









FIG. 14








FIG. 16









FIG. 17




















FIG. 24












FIG. 28













FIG. 31





















## FIG. 39



## EP 1 619 570 A1

INTERNATIONAL SEARCH REPORT		International	application No
		PC2/-	JP2084/805801
int.Cl	CATION OF SIBLECT MAYEER  GB 5P3/24		
According to In	tumoticosi Paton Classification (IPC) or to both nations	of classification and IPC	
PIELOS SE	ARCHED		
int.Cl	occusion searched (alequification system followed by al G0523/24	an (Sention specietts)	
Oltenyo Roke: O	stemyo Shiran Koho 1971-2004 Ji	roku Jitsuyo Shinan Rob tenyo Shinan Yozoku Kob	o 1996-2004
***************************************	keen armonikat daring the industributed search (name of	isota bassa darid, rothaan pansidissabila, sissa	et lane we's
I. BOXIOME	N'S CONSIDERED TO BE RELEVANT		
Catagory*	Citation of decrement, with indication, where is	proprieta, al the relevant passages	Rolevant to obtain No.
×	JP 82-22989 A Linuarnational Business Machines Corp.]. 26 Deprember, 1988 [26.09.38], Fig. 5: peg# 5 4 UB 4742292 A 5 EP 282725 B a DE 397275 F		S to
X A	JP 2000-112546 A (Ricoh Co., Tad.), 72 April, 2000 (121.04.00), Pig. 3; Far. Rus. (9002) to (9008) 4 VE 6087821 A		1-4,6-15 8
Ã	TV 2901-284464 & (Ricob Co., 12 October, 2001 (12.10.91). Figs. 12 to 15. 18 6 08 2001-20944 Al	Itd.1,	y
Funtser d	Learners are listed in the continuation of Sou C	See putest fluidly annex.	
"Separate all anguignes of which decounted"  "Secondary definition of the permitter and the ret missists in the considerate of the permitter and the ret missists in the confiderate of the permitter and the permitted and the perm		"" and accounting public of all the inventional filtre plan in what is not contained to the product will be appreciated used but not contained to the product will be appreciated used by the contained to the product of the product o	
26 du3	oi kasspielien of the laternational coord: y, 2504 (25.07.04)	Dozen and seeding of the internations 10 August, 2004	4 south report (20.68.04)
Now and on Feg actions of the Mar Importance Patient Office		Authorized efficar	
Focsitelle No.		Telephone No.	